SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
-
Updated
Apr 5, 2026 - C++
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
SystemC UVM environment generator for PyGears components. RTL simulated with Verilator
design-and-verification-of-MCDF-phase4
Manage and control authorized red team operations with a cross-platform, advanced command and control framework built in Go, C++, and React.
Add a description, image, and links to the uvm topic page so that developers can more easily learn about it.
To associate your repository with the uvm topic, visit your repo's landing page and select "manage topics."